0 6

Digital Logic05 marksDecoder design and operation

Design a decoder with three input lines but with only six output lines. If the value of the input corresponds to 6 or 7, then all output line should be asserted to signal an error.

Design a decoder with three input lines but with only six output lines. If the value of the input corresponds to 6 or 7, then all output line should be asserted to signal an error. [5]

Design a decoder with: - 3 input lines: A₂, A₁, A₀ - 6 output lines: D₀ through D₅ - Error condition: If input = 6 (110) or input = 7 (111), ALL output lines are asserted (set to 1) --- A₂ A₁ A₀ D₀ D₁ D₂ D₃ D₄ D₅ Condition ----------------------------------------------- 0 0 0 1 0 0 0 0 0 Normal 0...

Up nextWhat are the special characteristics of IC digital logic family? Explain them in brief.